Knowledge

Samsung, Micron, and SK Hynix Unexpectedly Drop CXL Controller Projects

Time:2010-12-5 17:23:32  Author:Exploration   Source:Focus  Views:  Comments:0
Summary:Samsung, Micron, and SK Hynix Unexpectedly Drop CXL Controller Projects **Introduction** The memor



referrerpolicy="no-referrer"
style="max-width:100%;height:auto;display:block;margin:0 auto;">


Samsung, Micron, and SK Hynix Unexpectedly Drop CXL Controller Projects

**Introduction**
The memory‑chip trio that has long driven innovation in high‑performance computing has signaled a surprising shift. Samsung Electronics, Micron Technology, and SK Hynix announced they are halting internal development of CXL (Compute Express Link) controllers, opting instead to source the technology from specialized fabless partners. The move comes as the rollout of CXL 3.x specifications encounters delays, prompting the companies to reassess where to allocate engineering resources.

**Key Developments**
In a joint statement released earlier this week, the three firms said they would “focus on core memory product roadmaps while leveraging external expertise for CXL controller silicon.” Industry sources point to Primemas, a relatively new fabless player that has secured early CXL 3.x IP licenses, as the likely supplier. The decision follows months of internal prototyping that revealed higher-than‑expected power consumption and integration complexity at the 3.x level. By outsourcing, Samsung, Micron, and SK Hynix aim to reduce time‑to‑market for their next‑generation DDR5 and HBM3E modules while avoiding costly redesigns.

**Industry Analysis**
Analysts note that the CXL ecosystem has been fragmented since the specification’s debut, with competing implementations from Intel, AMD, and various accelerator vendors. The slip in CXL 3.x timelines—originally slated for late 2024 but now pushed into 2025—has eroded the confidence of memory makers that were betting on a rapid adoption curve. Turning to fabless firms allows the majors to share risk and tap into niche expertise without diluting their focus on DRAM and NAND advancement. However, the shift also raises concerns about long‑term control over a critical interconnect that could shape
copyright © 2026 powered by Urban Hub   sitemap